|
Yes we've upgraded our website! We hope you like the new look and feel. A new decade has just begun and we feel that 2010 is going to be a great year. So what can we expect in 2010? Yet again, the EDA industry has termed a new acronym for us - UVM. VMM and OVM are so 2009... UVM (Unified Verification Methodology) is the new name of the game. Well, at least as far as SystemVerilog users are concerned. Take some OVM, add a bit of VMM, one month in the oven, put some sugar on top and you got yourself a "brand new" industry standard methodology for System Verilog. We talked about this last year - how convergence on methodology is inevitable - and we're glad to see it starting to happen more quickly than we had thought.
What else? The verification community is becoming increasingly interested in the economics of verification - how to look at your verification project as an investment, and how to make the right decisions when your verification resources are limited. The industry will surely support this trend by looking for ways to introduce more automation into parts of the verification flow where it didn't exist before. These trends are likely to influence the way we perceive verification in 2010 and we'll surely discuss them here throughout the year.
And what's new with us? We've opened a new LinkedIn group (called "Think Verification"). We encourage you to join and get involved. We'll be having there interesting discussions about verification that you don't want to miss. We also encourage you to take part in our poll (on your upper right) and help us learn about what interests you and what you would like to read about on our website.
As always, your feedback is very important to us. If you have any questions, requests, suggestions or you just want to drop us a line - we'd love to hear. Write to us at
This e-mail address is being protected from spambots. You need JavaScript enabled to view it
Wishing you a successful new year!
Think Verification Staff |
