Home Articles News We Hear Ya!

Search

We Hear Ya! PDF Print E-mail
User Rating: / 3
PoorBest 
Thursday, 08 April 2010 11:36

 

During the last months we conducted a poll about what you guys would you like to read more about on ThinkVerification and here are the results:

 


Verification Methodology - 41%

SystemVerilog Tutorials - 31%

e Tutorials - 13%

Interviews - 12%

Lightweight Articles - 4%

Looks like most of you would like to learn more about advanced verification methodology, especially with SystemVerilog. That's a very clear message. We'll try to focus on that area in the coming months, and in the meantime we'd appreciate it if you could send us more specific requests (as some of you already have). You can also leave them as comments if you like.

In the meantime, if you haven't already seen our VMM Hackers Guide series, you might find it interesting.

And on that note - did you like our autodup utility? if you did, please drop us a line or leave a comment to encourage us to develop more stuff for you!

 

Oh, and have we ever mentioned how important t your feedback is to us? Wink

Seriously, even if you're not into the whole commenting thing please just devote 5 seconds of your time to take the poll (at the upper right of this page) to tell us what you think.

 

Happy Verifying!

 

 


 
More articles :

» Debug Like The Pro's

You’ve developed a verification environment, hooked up the DUT, written a bunch of tests and alas! Simulations start to fail So just before you dive in, Think Verification’s tips department recommends the following:

» Verification Consulting, What's Next?

Will the demand for Design and Verification services change? How will Functional Verification look like 3 years from now? Think Verification caught Cristian Amitroaie, AMIQ’s CEO, for a quick chat.

» Verification Documents - Love Them, Hate Them, But You Can't Ignore Them

Verification Plan (or Test Plan) and Coverage Plan are two documents that specify the features to be tested in the verification process. The first document usually lists the DUT features that need to be covered and the latter - the coverage points...

» UVM Users: Here Are Some Great Tips [Video]

A couple of years ago I wrote here about how the UVM was becoming the next big thing in the verification world.And guess what? I was right. Not that it was too hard to predict... but anyway, the industry has finally standardized on language (SV) and...

» Latest Buzz From The EDA & Verification Community

{loadposition pos101}{loadposition pos102}{loadposition pos103}{loadposition pos104}{loadposition pos105}{loadposition pos106}{loadposition pos107}{loadposition pos108}{loadposition pos109}{loadposition pos110}{loadposition pos111}{loadposition...

Add comment


Security code
Refresh

Copyright © 2018 Think Verification - Tips & Insights on ASIC Verification. All Rights Reserved.
Joomla! is Free Software released under the GNU/GPL License.