Home Tips EndMaker: Make Your SystemVerilog Code Look Professional (Free Utility)


EndMaker: Make Your SystemVerilog Code Look Professional (Free Utility) PDF Print E-mail
User Rating: / 22
Thursday, 15 April 2010 12:46

This is a cool little utility that will make your SystemVerilog look much more professional. It simply adds an end-of-method identifier (label) to every task or function so that every endfunction turns into endfunction : function_name (with the appropriate function_name of course.. Duh!) and endtask turns into endtask : task_name.  This really makes your code more readable and consistent.

How to use? very easy – download the file below and then simply run it on every file you wish to process, like this:

%./endmaker file.sv


Try it out now! Let us know what you think.


Note: when you save the file, sometimes an automatic file extension will be added, e.g. endmaker.txt. You can safely rename the file to get rid of it.

FileDescriptionFile size
Download this file (endmaker.txt)EndMakerAutomatic endfunction/entask label generator1 Kb
More articles :

» VMM Hackers Guide - Creating Smart Scenarios With Atomic Generators

VMM ships with some pretty useful built-in components and applications. VMM''s Atomic Generator is probably one of the most powerful ones, yet it's pretty basic. It can definitely help you generate a flow of random items but it was not intended for...

» Eternal Sunshine of the Verifier's Mind

To be successful in verification you not only need to possess the right technical skills, but you also need to possess the right mindset. Possessing the right mindset will lead you to success rapidly. Here are 3 things that I’ve found very...

» AutoDup: Create Test Variants Quickly (Free Utility)

Coverage driven verification has a big advantage – you can write a single test, and let run it several times with random seeds. Each run will generate a slightly different scenario – depending on the nature of the constraints you provided....

» DVT Eclipse - For SystemVerilog/Specman Code Developers

3 years ago that was on our wish list. Now it is a reality - A modern programming environment for verifiers!

» Top 10 Verification Myths

Let’s unveil the truth behind some of the common myths out there!

Add comment

Security code

Copyright © 2018 Think Verification - Tips & Insights on ASIC Verification. All Rights Reserved.
Joomla! is Free Software released under the GNU/GPL License.